Quartus Prime Standard Edition Support for SystemVerilog
Parent topic: Quartus Prime Standard Edition Support for SystemVerilog

Section 10—Assignment Statements

IEEE Subsection

Construct

Description

10.3

Continuous assignments

Supported

10.9

Assignment patterns

Supported

10.11

Net aliasing

Not supported
Parent topic: Quartus Prime Standard Edition Support for SystemVerilog

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.