Quartus Prime Standard Edition Support for SystemVerilog
Parent topic: Quartus Prime Standard Edition Support for SystemVerilog

Section 22—Compiler Directives

IEEE Subsection

Construct

Description

22.5.1

'define macros

Supported

22.7

'timescale directive

Supported

22.13

'__FILE__and'__LINE__

Supported
Parent topic: Quartus Prime Standard Edition Support for SystemVerilog

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.