More EDA Netlist Writer Settings Dialog Box
Parent topic: More EDA Netlist Writer Settings Dialog Box

Flatten buses into individual nodes

Directs the EDA Netlist Writer to flatten all buses when creating VHDL Output File (.vho) Definition. You should turn on this option if your EDA tool does not support buses. You can control individual bits in your simulation test-bench by flattening the buses in your netlist.

Scripting Information

Keyword:eda_flatten_buses

Settings:on | off

*default
Related information

VHDL Output Files (.vho)
Scripting Information
Parent topic: More EDA Netlist Writer Settings Dialog Box

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.